Abstract-Transient stability of a power network requires that generators remain synchronized and return to normal power export once a fault is cleared. For inverter-interfaced generators, one must ensure that current and voltage limiters do not latch-up and that controller integrators do not wind-up. A comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up is presented. A voltage-controlled inverter with an inner current controller is used in this paper. Instantaneous limiting (saturation) and latched limiting with a variety of reset strategies are tested to check for correct operation when a fault is applied and cleared. All the cases were tested on an experimental system using 10-kVA inverters and low-impedance three-phase faults. The experimental results showing the current and voltage waveforms of the inverter are presented to test whether each strategy correctly transitioned from current limiting to normal operation once the fault was cleared and to examine the extent to which controller wind-up was a problem. Conclusions are drawn as to which current-limiting strategies provide good performance in ride-through and recovery from faults.
Comparison of Current-Limiting Strategies During
Fault Ride-Through of Inverters to Prevent Latch-Up and Wind-Up [10] . How the current-limiting of inverters affects the network when a fault is present has been discussed in the literature [5] , [11] - [13] . However, the design of the limiting strategy and the ability of the inverter to transition from normal operation to fault-mode operation (i.e., current limiting) and back again have not been discussed in the control designs that utilize cascaded control loops. The need to provide limiting and anti-wind-up of multiple control loops can lead to complex fault management logic that contains latch-up conditions which prevent proper release from the fault mode. For a typical inverter exporting power to a distribution network or microgrid which employs cascaded control loops, different designs have been published. In many designs, the inner controller is a closed-loop controller that controls the current through an inductor; however, the outer controller may be open loop or closed loop. An example of an outer open-loop controller is in [12] , where the outer loop is a power controller. Examples of an outer closed-loop controller are in [14] and [15] , where the outer loop is a power and voltage controller, respectively. For this discussion, it is not important if the outer loop is a power controller or a voltage controller; however, it is important if the outer loop is of a closed-loop design or open-loop design. If the outer controller is of an open-loop design, then a simple set and reset strategy on the output of the outer controller for the transition from normal-operation to current-limiting and then back to normal-operation can be used. However, if the outer controller is of a closed-loop design, then possible latch-up of the limiters at the output of the closed-loop controllers must be considered. This paper discusses current limiting strategies that supply current without interruption to a network when a fault is experienced and cleared for an inverter with an inner current controller and outer voltage controller. Methods of releasing the inverter controller once the fault has cleared are discussed with each proposed reset strategy. This paper draws conclusions on how limiting strategies can be designed in order to prevent latch-up of the limiter and wind-up of the controller that provides the input to the limiter.
II. LIMITING THE EXPORT CURRENT OF INVERTERS

A. Control of Inverter Sources
Inverter sources can be controlled in the synchronous reference frame (DQ-frame), stationary reference frame (αβ-frame), or in the natural reference frame (ABC-frame).
The advantage of control in the synchronous reference frame is that it allows the use of a simple proportional-integral (PI) controller, shown and modeled in [16] . However, these controllers experience a degradation in the performance when the load becomes unbalanced. DQ controllers are typically designed to be used with only positive sequence voltage and current measurements. When there is an unbalance in the load, the voltage and current measurements have positive and negative sequence components. The DQ measured currents and voltages become oscillatory unless a filter is used to separate the positive and negative components of the unbalanced voltage and current measurements. For control of unbalanced loads with DQ controllers, one solution is to implement a positive sequence DQ loop and a negative DQ loop. Other designs enable the DQ controllers to supply unbalanced loads are discussed in [17] . When DQ controllers experience an unbalanced fault, the inverter output experiences an overvoltage in the unfaulted phase or phases [13] . One solution to compensate the overvoltage is to emulate an output impedance in parallel with the filter capacitor [11] .
Using the stationary (αβ) reference frame allows for the use of a less complex transform than that used for control in the DQ reference frame. Only a Clarke transform is required instead of a Park-Clarke transform. The reference signals in αβ retain the rotation of the fundamental frequency and require a more complex controller. A proportional-resonant (PR) controller, as shown in [18] , can be tuned to the nominal system frequency and is effective. Unlike DQ controllers, αβ control is able to compensate both positive and negative sequence components with only two phases and without loss of performance. However, if the zero sequence component is present (which may happen in four-wire systems), then a third control signal is required which is known as the λ signal. Supplying a balanced fault current in αβ requires a fault-current vector that is circular. For an unbalanced fault current, a more complex fault-current vector, that is elliptical, is required to prevent any overvoltages in the healthy phase or phases.
Control in the natural (ABC) reference frame also requires the use of PR controllers, however, the advantage is that ABC has independent control of each phase and is effectively three singlephase controllers. The control of each phase allows for both positive and negative sequence components (and zero sequence in four-wire systems) to be compensated simultaneously [19] . ABC control does not require the use of transformations that αβ and DQ controller require. Since ABC is effectively three single-phase controllers, the same current limiting strategy can be used for single-phase and three-phase faults without causing overvoltages in the unfaulted phase or phases, or without the requirement for different fault-current reference signals for three-phase and single-phase faults. For these reasons, control in the ABC reference frame is chosen over control in the αβ or DQ reference frames.
A PR controller in the ABC reference frame has been shown to have a good response for providing fault current for threephase balanced faults, single-phase faults, and phase-to-phase faults in [20] . Since the aim of this paper is only to consider how inverter controllers reset from current limit to normal operation, this paper will only consider three-phase balanced faults.
B. Current Limiting
Inverters have a low thermal inertia and the current that they pass has to be constrained even on very short time scales. If the current is too high, damage may be caused to the semiconductors [21] . Any control designed to operate during abnormal grid conditions must adhere to the physical current limit of the semiconductors. Two approaches to achieve this are to use instantaneous saturation limits or a latched limit, as discussed in [12] .
Instantaneous saturation limits prevent a signal or output value increasing beyond a predetermined value. They are simple to implement and provide an easy method to control signals within a controller. However, if the signal is sinusoidal, they clip the crest and the resulting magnitude is not predeterminable.
A latched limit measures the signal and when the signal is above a predetermined threshold, the latch changes the signal flow to a limit that is determined. However, these limits require consideration on how the reset is operated.
A proposal for current limiting in static synchronous compensators is to calculate the controller set point with respect to the maximum current that the inverter can safely deliver [22] , [23] . This strategy allows the device to naturally limit the current without exceeding the compensator's safe operating region and without producing a distorted current. In cases where it is desirable to provide a current limit that is different to the normal export current, a latched-limit design may be chosen. For this reason, it is important to study how these limits should be reset in order to ensure correct operation during fault ride-through.
C. Wind-Up
When the output of a controller is inhibited by a limiting circuit, any integrators within the controller may experience wind-up. Wind-up can be prevented by conditional integration or by tracking integration as presented in [24] - [27] . Conditional integration disables the integrator within the controller when there is a difference between the output of the controller and the output of the limiting circuit. Tracking integration measures the difference between the output of the controller and the output of the limiting circuit. This difference is fed back to compensate the input to the integrator.
Conditional integration and tracking integration were initially designed for PI controllers and have been applied to PR controllers. Conditional integration is applied in [28] and tracking integration is applied in [28] - [30] . When a limit is triggered, tracking anti-wind-up is used in all the studies presented in this paper to ensure that the integrator of the controller that provides the input to the limiter does not experience wind-up.
D. Latch-Up
Latch-up is defined in this paper as occurring when the limiting strategy holds the output either in current-limit or voltagelimit and does not release the limit and return to normaloperation after the event on the network, that caused the limitevent to happen, has cleared. Fig. 1 . Control of the inverter source used in all studies presented in this paper. The controller has multiple control loops, of which both are closed loop. The inverter used is operated in island and does not require a PLL. One of three phases and neutral is shown. Fig. 2 . Schematic of the current controller which is indicated by the dottedbox called current controller in Fig. 1 . The current controller is a nonideal PR controller with tracking integration anti-wind-up. The anti-wind-up is designed to compensate the integrator when the limiter algorithm limits the output of the controller. The voltage limit design is dependent on the case being investigated which is listed in Table I . The reset signal of the voltage limiter is not shown because it depends on the design of the limiting strategy.
III. INVERTERS WITH MULTIPLE CONTROL LOOPS
Typically, inverter control designs use a cascaded structure to control the current, voltage, or power. The controller used within this study comprises of two control loops, as shown Fig. 1 . The inner control loop is designed to control the current through the inductor between the switching-bridge and the filter capacitor which is shown in Fig. 2 . It has the highest bandwidth and is there to provide a good power quality and to enable explicit limiting of the export current from the inverter. The outer control loop is designed to control the voltage across the capacitor which is shown in Fig. 3 . The references to the outer control loop may be fixed set points or be varied by Q/V droop functions or a remote dispatcher as in [31] . In this paper the references to the outer control loop will be fixed.
The outputs of the inner and outer control loops need to be constrained to ensure that the inverter does not operate outside of the circuits physical limits. The output of the inner controller is the voltage reference for the switching-bridge. This is limited by the modulation limit of the switches and the dc-bus voltage. The output of the outer voltage controller is the current reference for the inner current controller. The current reference is limited by the current rating of the semiconductors within the switching-bridge. Table I . The reset signal of the current limiter is not shown because it depends on the design of the limiting strategy.
The inverter in Fig. 1 may be required to connect to an LV feeder and serves as an unbalanced load. To supply current to unbalanced loads, a neutral leg was required and thus the inverter used in this study was a four-wire design. The neutral leg of the inverter was designed to allow a neutral current to flow for all the unbalanced cases without damage to the neutral leg. Therefore, current limiting in the neutral has not been considered.
Seven combinations, listed in Table I , of instantaneous saturation limits and latch limits with different reset signals for the inner and outer controllers were investigated. All strategies were designed with tracking integration anti-wind-up.
Instantaneous saturation limits, as shown in Fig. 4 , were built using saturation blocks in Simulink and are only active when the reference signal is above the limit. Latch limits (see Figs. 5-8) use a trip and reset signal to transition between two states, normal operation and limit operation. The normal operation is when the output of the limiter is equal to the input of the limiter. The limit operation is when the input to the limiter is ignored and the output of the limiter is equal to an internal reference signal which is known as the limit reference and is independent from the threshold of when the trip or reset signals are true. When the trip signal transitions from false to true, the limiter will transition from its previous state to limit-operation. When the reset signal transitions from false to true, the limiter will transition from its previous state to normal-operation. If both the reset and trip signals transition from false to true, the 5 . Schematic of current-trip current-reset limit used in the current limit as stated in Table I (cases 2a, 2b, and 2c). Each phase is limited independently. Fig. 6 . Schematic of current-trip voltage-reset limit used in the current limit as stated in Table I (cases 3a, 3b, and 3c). Each phase is limited independently. reset signal will take priority. When both the signals are false or transition from true to false, the limiter will not change state.
The current-trip latch limits (see Figs. 5 and 6) were arranged to trip when the RMS value of the current reference signal from the output of the voltage controller increases above the phase current limit defined in Table II . The fault current that was exported had the same magnitude as the trip current and was at a phase of 0
• . The voltage-trip latch-limits (see Figs. 7 and 8) were arranged to trip when the RMS value of the pulse width modulation (PWM) voltage reference signal from the output of the current controller increases above the phase voltage limit as defined in Table II . The voltage that was controlled after the limiter was tripped had the same magnitude as the trip voltage and was again at a phase of zero degrees.
Both of the current and voltage latch limits that use a currentreset (see Figs. 5 and 7) were arranged to reset when the RMS value of the current reference signal from the output of the voltage controller decreases below 90% of the phase current Fig. 7 . Schematic of voltage-trip current-reset limit used in the voltage limit as stated in Table I (cases 2b and 3b). Each phase is limited independently.
limit, as defined in Table II . The reason to reset on 90% of the phase current limit is to add hysteresis so that the limiter is prevented from oscillating in and out of the limiting state when the current is near the limit value. For voltage-reset, two strategies were used. The current-trip and voltage-reset limit (see Fig. 6 ) was arranged to reset from the measured RMS value of the filter capacitor voltage when the voltage was above the nominal phase voltage, as defined in Table II . The voltagetrip voltage-reset latch limit (see Fig. 8 ) was arranged to reset from the RMS value of the PWM voltage reference signal from the output of the current controller when the reference signal Table I (cases 2c and 3c). Each phase is limited independently. was below the phase voltage limit, as defined in Table II . No hysteresis was added to the voltage limit because the limit is only 9 Vrms above the nominal nominal voltage of 220 Vrms.
The RMS values are calculated by first squaring the input which is a sinusoidal current or voltage signal. Next a movingaverage filter with a 10-ms window is used to calculate the mean. Finally, the square-root of the mean is calculated to calculate the RMS. Due to the filtering, if the sinusoidal current or voltage input experiences a step change, there will be a small time-delay before the correct RMS is calculated.
The controller will measure the difference between the output of the controller and the output of the limiter at the output of the controller. When there is a difference, the anti-wind-up strategy will be active in order to prevent the output of the integrator from changing.
In the experimental test, the current limit was chosen based on the maximum current before the inverter would damage and the voltage limit was chosen based on the maximum possible voltage that the inverter could generate from the fixed dc-bus voltage. When setting limits in a network, the engineer would need to respect the physical limits of the inverter hardware and yet still provide enough fault current to ensure that the protection relays can detect and discriminate faults. In low-current fault current environments, this might require a combination of voltage and current measures [32] . The purpose of this paper is not to discuss the setting of the limits, but to discuss strategies to reset the inverters once a limit has been activated. To calculate the fault current in a network with inverter generation a method that is presented in [12] and [20] could be used. In a network with separation of generation ownership and network operation, a connection agreement would be required that specifies the amount of fault current an inverter should export.
IV. EXPERIMENTAL RESULTS OF LIMITING IN INVERTERS WITH MULTIPLE CONTROL LOOPS
It is expected that when a low-impedance fault is applied to the network, the inverter output voltage will reduce. The outer voltage controller will increase the current reference to the inner controller in an attempt to maintain the system voltage. The increase in current reference will be above the maximum current allowed for the inverter and so a current limit should activate. When the fault clears, the network impedance seen by the inverter will rise suddenly and the voltage controllers will start reducing the current reference. In cases 2 and 3, there may be a short time delay before the current limit of the inverter is removed which is caused by the time required for the RMS to be calculated. There may also be a delay in the current controllers caused by the current reference changing from the fault refer- ence to a new lower reference. During this period, the voltage command of the inverter can become large (because a higher than normal current is being injected into a normal network impedance). The inverter will voltage limit naturally because of the limited dc-link voltage but it is advisable to apply a voltage limit at the output of the current-controller (input to the PWM reference) such that the overvoltage is controlled. If the period of overvoltage is shorter than the time required for the voltage limit to detect an overvoltage, then the voltage will be limited because of the dc-link voltage.
Three aspects of control system operation during fault ride through are of interest: the period immediately after the fault (known to power system engineers as the subtransient period) during which we want the faults currents to be brought under control; the steady-state fault response during which we desire well-defined sinusoidal fault currents to flow that will allow the protection system to operate and the fault recovery period in which we desire the current to rapidly return to normal levels and the voltage controllers to rapidly regain normal control over the inverter voltages. The inverter's response to faults is achieved by the activating limiters at the output of the existing controllers rather than switching to an alternative control structure although it should be noted that a limiter effectively opens one of the control loops and applies a contestant control reference to an inner controller instead.
An experimental test system as shown in Fig. 9 was built around a 10-kVA inverter constructed by TriPhase with a control structure of Fig. 1 and parameters of Table II . TriPhase is a company that supply rapid-prototyping inverters for use in laboratories. The controllers of the inverters are programed in Simulink and then uploaded to the equipment using a C compiler in MATLAB. The controller of the inverters are run on a real-time computer and the inputs and outputs of the inverter are interfaced with Simulink. The real-time voltage and current data from the inverter are saved to a network storage device and can be plotted in any graphical software. MATLAB is chosen to plot the real-time data. An explanation of the TriPhase equipment is at [33] and an example of the equipment being used is in [34] and [35] .
The inverter was connected to two resistive loads where each load was rated at 3 kW (1 kW per phase). This is to represent being connected to two feeders, each with identical load. A 63-A contactor and a 1.2-Ω impedance were arranged to close across one of the two loads to present a low-impedance fault in one of the two feeders. A second 63-A contactor was arranged in series with the load to clear the fault which represents a circuit breaker clearing the faulted feeder. The healthy feeder remained connected during and after the fault. A National Instruments Compact Rio was used to control the fault which was initiated 2 s into the test and cleared at 3 s.
The results of the experiments are shown in Figs. 10-16 and will be discussed in the sections to follow. Each figure shows results for one of the seven cases in Table I . In each figure, the left-hand plot shows fault inception with the controller entering current-limit mode and exporting a fault current. The right-hand plot in each figure shows the controller returning from current limit mode to normal operation once the fault has been cleared. Each figure shows the fault timings with a vertical black-dotted line.
A. Instantaneous Saturation Limiting (Case 1)
Examining the capacitor voltage and grid current in Fig. 10 , it can be seen that during the fault, the capacitor voltage and grid currents were distorted. The crest of the current reference was over the saturation block threshold and was subsequently limited. This caused the crest to become flat and the limited current reference to resemble a square wave.
Once the fault had been cleared, within five cycles, the controller is supplying a regulated voltage to the load. Evidence of this can be seen in all three of the right-hand plots of Fig. 10 . The current-limit signal and voltage-limit signals return to false at 3.045 and 3.066 s, respectively, and the error signal in the voltage controller, shown by the blue line in Fig. 10 returns back to zero at 3.112 s.
There is a brief period after the fault has been cleared during which the voltage error is still very large and the output of the voltage controller is still subject to a current limit because it exceeds 30 A. In this condition, the current controllers attempt to drive a current with a 30 A saturation level into an unfaulted (relatively high impedance) network and to do so attempts to apply a relatively large voltage. This action subsequently triggers the voltage limit, which is seen at 3 s in the figure, and this continues until 3.066 s. In this case, the voltage limit only clips the crest of the voltage which causes the voltage to become distorted. Once the output of the controller returns to below the saturation level, the voltage and current are no longer distorted. The overvoltage was expected and is explained at the beginning of this section (see Section IV). The distortion of the voltage during the overvoltage is caused by the limiting design.
It can be seen that the limit signals change independent of each other. This confirms that three-phase control in ABC is equivalent to three single-phase controllers. For this reason, it would be expected that the response of the inverter for a chosen faulted phase (for example phase a) would be the same if the fault was a single phase on that particular phase (phase a) or if the fault were a three-phase fault.
The advantage of using instantaneous saturation limiting is that it is simple, easy to implement, and not computational intensive. The main disadvantage is that the fault current is distorted. Another disadvantage is that it is not possible to supply a lower or higher fault current once the current limiter has been triggered. For example, in a fault-constrained network it may be necessary for the inverters to limit the output at 1 p.u. current but supply 0.5 p.u. of fault current. Or in a network where the fault level is low, it may be necessary to limit at 1-p.u. current but supply 2 p.u. of fault current.
B. Current-Trip and Current-Reset i l Limiter
At the start of the fault, the current reference from the output of the voltage controller increases to hold up the volts and causes the limiter to trip as seen in the left-hand plots of Figs. 11-13 .
Each left-hand plot of Figs. 11-13 was the same because they use the same method to limit the current. The anti-wind-up causes the integrator of the voltage controller to saturate at a current which is greater than the limit threshold. The voltage controller was no longer in "control" as shown by the bluesolid line exhibiting a high error in the error plot for the duration of the fault. The fault current exported by the inverter shown in Figs. 11-13 was not distorted. This is because the fault-current reference-signal is independent from the current reference-signal that caused the limiter to trip. As in case 1 and with the same explanation, the voltage limit was triggered once the fault had been cleared.
1) Instantaneous v i limiter (Case 2a):
When the system voltage was above the limit threshold, as seen in the voltage limit signal in Fig. 11 , the output voltage from the inverter became distorted due to the instantaneous limit clipping of the crest of the PWM reference RMS voltage. The distortion can be seen in the capacitor-voltage plot of Fig. 11 .
It can be seen from the right-hand plots of Fig. 11 that the current limiter never reset after the fault had been cleared. This is because the output of the voltage controller (input to the current limiter) remained greater than the reset threshold of the current limiter. An explanation for this is that the feedback from the tracking integration kept the output of the integrator, within the voltage controller, above the current limit threshold. This feedback prevents the limiter from resting, and thus, the current limiter has experienced latch-up. For the inverter to supply the fault current across the nonfault load, the inverter would need to increase the output voltage beyond the voltage limit. For this reason, the output of the current controller (input to the voltage limiter) was limited.
Neither the current controller nor the voltage controller regain control (error would return to zero in the right-hand side of Fig. 11 ) of the inverter once the fault had been cleared.
2) Voltage-Trip and Current-Reset v i Limiter (Case 2b):
In Fig. 12 after the fault had been cleared, as with case 2a, the current limiter did not reset. The explanation for this is identical to case 2a. The feedback from the tracking anti-wind-up is preventing the current limiter from resetting and the current limiter has latched-up.
Since the output of the voltage controller (input to the current limiter) remained high, the current reset was never activated and the voltage limit was inhibited from resetting. If the voltage limiter were to be reset from the measurement of output current, then in this case the voltage limiter would have reset. However, the inverter is physically limited by the dc-bus voltage and the output would be similar to when the PWM voltage reference was limited by an instantaneous saturation limit. Also, since the tracking integration for the current controller would no longer be active, the current controller may experience wind-up.
3) Voltage-Trip and Voltage-Reset v i Limiter (Case 2c):
For the same reason as the previous two cases (cases 2a and 2b) with a current-trip and current-reset current-limiter, the tracking integration inhibited the limiter from resetting. Since the current limiter did not reset, the reference to the current controller was much higher and this caused the output of the current controller, the PWM voltage reference, to remain high and prevent the voltage limiter from resetting.
4) Current-Trip and Current-Reset Conclusion:
In all the cases, the current limiter experienced latch-up because the output of the voltage controller was kept high from the feedback of the tracking integration anti-wind-up. The design of the voltage limit did not assist the reset of the current limit.
A possible solution to allow the current limiter to reset would be to increase the gain of the tracking integration. This would decrease the output of the integrator and allow the reduction of the error signal once the fault had been cleared to lower the output of the voltage controller (current reference) to a level that is below the reset threshold of the limiter. However, an increase in the gain may cause the integrator to become unstable.
Another possible solution to allow the current limiter to reset could be to change the anti-wind-up strategy and use conditional integration. However, if the output of the proportional gain was much lower than the threshold of the limit for both during and after the fault, then the current limiter would reset once the output of the integration had been forced to zero. Next the current output of the inverter would increase, because of the fault impedance, until the limiter was activated again. This limit oscillation would continue until the fault had been cleared.
When the outer controller uses integrators within the design, this set of experiments has shown that the limiter to the output of the outer controller should not be reset from the output of the outer controller. This then allows for the limiter to successfully reset once the fault has cleared and that either tracking integration or conditional integration could be used for the anti-wind-up strategy of the outer controller.
C. Current-Trip and Voltage-Reset i l Limit
As with the cases 2a-2c that use a current-trip and currentreset current-limit, the fault current, as seen in Figs. 14-16, is not distorted. Once the fault has been cleared, the voltage will increase if the inverter continues to supply fault current. Therefore, when the voltage rises after the current limit has been activated, it would be a reasonable to assume that the fault has been cleared and the inverter should return from current-limit to normal-operation. To comply with this logic, the current-limiter in cases 3a-3c will be tripped when the output of the voltage controller (current reference) is above a predefined threshold and will be reset when the measured capacitor voltage has increased above a predefined threshold, as shown in Fig. 6 .
1) Instantaneous v i Limiter (Case 3a):
As expected, the instantaneous limit at the output of the current-controller triggered because there was a small time between the current limit resetting and the controllers returning to steady state. This event is seen in the right-hand plot of Fig. 14 . There was no latch-up or wind-up and the controller operated correctly once the fault had been cleared, as shown by the controller error signal returning to zero. However, the transition time for the voltage controller to reestablish an undistorted voltage was six cycles as seen in the capacitor-voltage of Fig. 14. This is caused by the output of the voltage controller having to decrease from the tracking integration anti-wind-up. A reduction in time from the fault clearing to the controller returning to steady state could be achieved by resetting the integrator in the voltage controller once the current limit reset is operated, or by using condition integration anti-wind-up instead of tracking integration anti-wind-up.
2) Voltage-Trip and Current-Reset v i Limiter (Case 3b):
Once the voltage limit is triggered, it does not reset as seen in the voltage limit signal of Fig. 15 . After the current limit reset, the voltage controller wound-up because the output of the current controller was being held by the voltage limit as seen in the limit signals of Fig. 15 . The wind-up of the voltage controller causes the input to the current controller to increase which is seen by the increasing current-error plot in Fig. 15 . Since the limiter is deactivated, the output of the limiter is equal to the input to the limiter (output of the voltage controller). This did not happen when the voltage limiter was an instantaneous saturation limit. An explanation is because the voltage limiter only clipped the output and did not hold the output constant. This allowed the controller to regain "control" of the inverter. A positive comment is that the transient of the current and voltage of the inverter once the fault had cleared in Fig. 15 was lessdistorted than when the voltage limiter was using saturation limits as in case 3a and seen in Fig. 14. 
3) Voltage-Trip and Voltage-Reset v i Limiter (Case 3c):
As with the previous case, this case presented in Fig. 16 does not distort the capacitor voltage after the fault had cleared. However, the strategy failed for the same reason as case 3b. Again, when the current limiter was reset, the output of the voltage controller experienced wind-up as shown by the increasing current-error signal in the right-hand plot of Fig. 16 .
4) Current-Trip and Voltage-Reset Conclusion:
When the output of the current controller (limited by the voltage limit) used instantaneous saturation limiting, the controller successfully returned to normal operation after the fault had cleared as shown by the right-hand side plots in Fig. 14 . Cases 3b and 3c both failed because the output of the current-controller (voltage limit) remained in limit-mode when the output of the voltage-controller had reset. Therefore, it is concluded that the voltage-limiter should not be designed to latch and a saturation limit with anti-wind-up should be used.
In all the current-trip and voltage-reset current limit, cases 3a-3c, the current during the fault has low distortion and the current limiter reset after the fault had been cleared. To ensure the current limit resets correctly when the outer controller (voltage controller in all seven cases) uses an integrator, the reset signal for the current limiter should not be the output of the voltagecontroller to ensure that the limiter correctly resets after the fault has cleared.
V. CONCLUSION
This paper has investigated how current and voltage limiting should be implemented in inverters with cascaded control loops with particular reference to preventing latch-up of the limiters and wind-up of the controllers. A further consideration was the desire to avoid high levels of distortion of current and voltage waveforms during the fault.
The results of the study here show that to avoid high levels of distortion of current and voltage waveforms during the fault the current limit (applied to the current reference at the output voltage controller) should be a set and reset function. The set and reset limiting of the current reference preserves sinusoidal current references during the majority of the fault and recovery period and avoids high levels of harmonic distortion.
Providing the current limiter correctly resets after the fault, has been cleared, the results show that the best transient stability performance is obtained when the voltage limit (applied to the inverter voltage command at the output of the current controller) is an instantaneous (saturation) function, as shown in cases 1 and 3a. The instantaneous limiting of the inverter voltage command helps prevent wind-up of the outer controllers (in this paper was a voltage controller) once the current limit is reset. Although this does cause distorted voltage waveforms to appear for a short period after fault clearance as the voltage controller establishes control of the capacitor voltage. If the current limit (output of the voltage controller) is reset and the voltage limit (output of the current controller) is set, these experimental results have shown the outer voltage controller to experience wind-up.
For avoiding latch-up of the set/reset current limit, it is important that the reset signal is not derived from the output of the outer controller as in cases 2a-2c. These experimental result have also shown that using a set/reset voltage limiter at the output of the inner controller did not assist in the resetting of the current limiter at the output of the outer controller. The set and reset design for case 3a which used the current reference (output of the voltage controller) to initiate a set and the measured inverter capacitor voltage to initiate a reset was the only latched current limiter to reset when used with an instantaneous voltage limiter. For case 3a to function correctly in other networks, the capacitor voltage would only recover (and cause a reset) provided the network impedance seen when the fault clears is sufficiently high. For a microgrid, this will be true if the total postfault load power demand is within the capacity of the generators remaining on the system.
